

10/580536

1
AP20 Rec'd PCT/PTO 25 MAY 2006

FAST ANALOGUE-TO-DIGITAL CONVERTER

5 The invention relates to fast analogue-to-digital converters with a parallel structure.

The general principle of such a converter is as follows: a sample-and-hold module supplies a stabilized analogue voltage for a brief period of time which is
10 the time necessary for conversion. A set of comparators in parallel compares this voltage to reference voltages defined by a series resistor network supplied by a constant current.

15 Comparator structures having differential inputs are preferably used because they eliminate the errors arising from common mode voltage fluctuations. In this case, the following structure is generally used: the voltage to be converted, in the form of a differential
20 voltage $V_{in}-V_{inN}$ is applied to the input of the sample-and-hold module S/H which has a differential structure; the complementary differential outputs V_S and V_{SN} of the sample-and-hold module, representing the voltage to be converted (V_S-V_{SN} is equal to V_i-V_{inN}) are applied
25 to two networks of N precision resistors in series; the current I_0 in the networks is fixed by the identical current sources; the intermediate terminals between the resistors of the two networks are applied in pairs to the inputs of the N comparators in the following
30 manner: the row i resistor of the first network (supplied by V_S) and the $N-i$ row resistor of the second network (supplied by the complementary voltage V_{SN}) are connected to the inputs of the row i comparator $COMP_i$. The comparators switch in one direction or another

depending on the level of the differential voltage $V_S - V_{SN}$, and it may be stated in summary that if the voltage $V_S - V_{SN}$ corresponds to the switching threshold of the row i comparator, all the comparators of a row less than i will switch in one direction and all the comparators of a row greater than i will switch in the other direction; the state of the comparator outputs therefore provides a digital indication of the level of the input differential analogue voltage.

10

This arrangement is shown in Figure 1.

For fast comparators, intended to provide a digital signal at a high sampling frequency and capable of receiving an analogue input voltage which may vary rapidly, the problem then arises of the response time constant of the structure which has just been described: the resistor network comprises numerous resistors since a high resolution is desired for the comparator. These resistors themselves have a parasitic capacitance and they are connected to comparators which also have parasitic capacitances. The combination of these resistors and of these parasitic capacitances results in transmission time constants between the outputs of the sample-and-hold module and the inputs of the comparators.

These time constants in particular have the following detrimental effect: since the resistor networks are crossed, the row i comparator receives on one input a voltage $V_S - i.r.I_0$ after a delay which is broadly related to the time constant introduced by a set of i unit resistors with value r in series, while it receives on another input the voltage $V_{SN} - (N-i).r.I_0$ after a delay

30

which is related instead to the time constant introduced by a set of $N-i$ resistors. It will therefore be understood that this causes no particular problem when i and $N-i$ are nearly identical, but that it does
 5 cause a problem when i is close to zero or to N and $N-i$ is close to N or zero: in these cases the time constants are in fact very different, which means that the comparator in question will receive one voltage level more rapidly on one input than on the other. Over
 10 this time interval it may quite simply provide a false indication. There is therefore a risk that those comparators which are on the borderline between switching in one direction or in the other will provide an incorrect indication. The higher the resolution or
 15 the conversion frequency, the greater the susceptibility to this error.

The aim of the present invention is as far as possible to remedy this drawback.

20

The present invention provides to this end an analogue-to-digital converter having differential inputs and a parallel structure, comprising at least one network of N series resistors with value r and one network of N
 25 comparators, characterized in that

- the series resistor network receives a reference voltage (V_H) and is traversed by a fixed current I_0 ;
- the row i comparator (i varying from 1 to N)
 30 essentially comprises a dual differential amplifier with four inputs, two inputs receiving a differential voltage V_S-V_N to be converted, a third being connected to a row i resistor of the network, and a fourth input being connected to an

N-i row resistor of the network, the dual differential amplifier supplying a voltage representing a difference of the form $(V_S - V_{SN}) - (N-2i)r.I_0$, and the comparator switching in one
 5 direction or the other depending on the level of the voltage $V_S - V_{SN}$ and on the row i of the comparator when said difference changes sign.

In practice, the dual differential amplifier with four
 10 inputs is composed of two single differential amplifiers, the outputs of which are connected in parallel, each of them receiving, on the one hand, one of the two input differential voltages and, on the other hand, one of the two voltages originating from
 15 the resistor network.

In an advantageous embodiment, the resistor network is supplied by a variable reference voltage originating from a servoloop circuit which locks the voltage level
 20 of the middle of the resistor network at a voltage equal to the common mode voltage $(V_S - V_{SN})/2$ present at the output of the sample-and-hold module. This voltage equal to the common mode voltage is preferably taken at the output of a buffer amplifier, the current and
 25 voltage characteristics of which reproduce the characteristics of a differential amplifier which supplies the analogue voltages to be converted V_S and V_{SN} . This buffer amplifier thus in principle reproduces the common mode characteristics of the output amplifier
 30 of the sample-and-hold module which supplies the analogue signal to be converted.

In another advantageous embodiment, the servoloop circuit supplies a variable reference voltage to the

resistor network and to another resistor network similar to the first, locking being performed starting from a voltage taken from the middle of the other resistor network.

5

Other features and advantages of the invention will become apparent on reading the detailed description which follows and which is provided with reference to the appended drawings in which:

- 10 - Figure 1, already described, shows the structure of a prior art fast differential analogue-to-digital converter;
- Figure 2 shows the structure of a converter according to the invention;
- 15 - Figure 3 shows the diagram of a unit comparator used in the diagram of Figure 2;
- Figure 4 shows a variant embodiment in which a voltage taken from a midpoint of the resistor network is used to lock the voltage applied to this network;
- 20 - Figure 5 shows a reference cell configured so as to supply a reference voltage equal to the common mode voltage of the sample-and-hold module;
- Figure 6 shows another variant embodiment in which the voltage used for locking is taken from a mirror
- 25 network of the first resistor network.

Figure 2 shows the general structure of the converter according to the invention. The output of the sample-and-hold module is a differential output supplying a

30 voltage VS and a complementary voltage VSN, which are stable for the duration of conversion of the current sample.

A network of N identical resistors with value r in series is supplied with a constant current with value I_0 from a high voltage V_H ; a current source CS in series with the network defines the value of the constant current I_0 . If the row of a resistor with value r in the series set is denoted i , with i varying from 1 to $N-1$, A_i is the node connecting the row i resistor and the row $i+1$ resistor; A_0 is the node connecting the current source CS to the row 1 resistor; V_H is the potential of the node A_N .

The potential may be calculated at any node of the resistor network from V_H , r and I_0 .

The potential of node A_i is $V_H - (N-i) \cdot r \cdot I_0$. The potential of node A_{N-i} is $V_H - i \cdot r \cdot I_0$.

A network of N dual comparators $COMP_i$ with row $i = 1$ to N receives, on the one hand, the voltages present at the nodes of the resistor network and, on the other hand, the voltage VS and the voltage V_{SN} . More specifically, the row i dual comparator receives on a first group of inputs, on the one hand, the voltage VS and, on the other hand, the voltage present at the row $N-i$ node A_{N-i} , and it receives on a second group of inputs, on the one hand, the complementary voltage V_{SN} and, on the other hand, the voltage present at the row i node A_i .

A dual comparator is here essentially taken to mean a dual differential amplifier, the outputs of which are connected to one another in crossed manner as will be explained below; the dual differential amplifier simply comprises two single differential amplifiers, the first

amplifier receiving VS and node A_{N-i} , the second receiving VSN and node A_i . The outputs of the amplifiers are combined to act as an adder; crossing the outputs creates a difference, such that the outputs supply a
 5 differential voltage which represents, with a coefficient corresponding to the gain of the amplifier, the difference between the voltage differences applied to the inputs taken in pairs:

$$VS - (VH - i \cdot r \cdot I_0) \text{ and } VSN - \{VH - (N - i) \cdot r \cdot I_0\}$$

10

The differential output of the dual amplifier then represents:

$$VS - VSN - (N - 2i) \cdot r \cdot I_0$$

15 This output, optionally reamplified by a high-gain amplifier, makes it possible to convert the sign of the difference $VS - VSN - (N - 2i) \cdot r \cdot I_0$ into a logic level.

All the comparators for which $VS - VSN$ is greater than
 20 $(N - 2i) \cdot r \cdot I_0$ switch in one direction, all the comparators for which $VS - VSN$ is less than $(N - 2i) \cdot r \cdot I_0$ switch in the other direction.

The converted digital value is determined by the row of
 25 the comparator, such that all the comparators below this row are in a first state and all the comparators above this row are in a second state.

The number of resistors r provides the resolution of
 30 the comparator. Adjustment of the current I_0 makes it possible to adjust the conversion range, i.e. the maximum value of $VS - VSN$ which may be converted with the precision defined by the number of resistors r .

In order to minimize the effects due to common mode voltages and the fluctuations thereof, it is ensured that the voltage at the middle of the resistor network, i.e. in practice the voltage present at node $A_{N/2}$, is
 5 equal to the common mode voltage of the outputs of the sample-and-hold module:

$$V_H - r \cdot I_0 \cdot N/2 = (V_S + V_{SN})/2$$

V_H is thus set correspondingly and it will be seen
 10 below that it may be set on the basis of a locking operation.

Figure 3 shows the detailed composition of a dual differential amplifier with combined crossed outputs
 15 used in the comparators $COMP_i$ of Figure 2. The transistors shown are bipolar transistors but they may also be MOS transistors.

It comprises two single high-gain linear differential
 20 amplifiers, which are identical and of conventional structure, i.e. with two symmetrical branches supplied by the current from a single constant current source, each branch comprising a transistor in series with a load resistor R . The bases of the transistors are the
 25 inputs of the amplifiers. The first amplifier receives V_S at the base of the first transistor T_1 and node A_{N-1} at the base of the second transistor T_2 . The second amplifier receives V_{SN} at the base of the first transistor T'_1 and node A_i at the base of the second
 30 transistor T'_2 . The outputs are fitted as an adder, but crossed: the output constituted by the collector of T_1 is connected to the output constituted by the collector of T'_2 to constitute a first output of the dual differential amplifier, and reciprocally the collectors

of T'1 and T2 are connected to constitute a second output of the dual differential amplifier; the output of the comparator is made up of one of these outputs, for example the collector of T1 and T'2, or
 5 alternatively of an output of a high-gain amplifier, the inputs of which receive the outputs of the dual amplifier.

Figure 4 shows a variant embodiment of the converter,
 10 in which the voltage V_H is determined automatically by a circuit locked on the common mode voltage of the sample-and-hold module S/H.

A high-gain differential amplifier DA is used, having a
 15 first input connected to node $A_{N/2}$ representing the middle of the resistor network and a second input connected to the output of a cell Cref for determining the common mode voltage. The output of the differential amplifier supplies the voltage V_H , either directly, or
 20 by means of a unit-gain buffer amplifier with high input impedance and low output impedance; a resistor may also be provided between the output of the buffer amplifier and the terminal A_N .

25 The voltage V_H at the terminal A_N locks automatically such that the voltage difference at the input of the amplifier is virtually zero. The voltage V_H therefore assumes a value such that the voltage of node $A_{N/2}$ is equal to the output voltage of the reference cell.

30

The cell Cref must supply a voltage equal to the common mode voltage $(V_S + V_N)/2$ prevailing at the output of the sample-and-hold module. To this end, the cell simply comprises a buffer amplifier stage made up of elements

which are geometrically similar to those of the output stage of the sample-and-hold module.

Figure 5 shows the composition of the output stage of the sample-and-hold module and the reference cell. The output stage of the sampler may be represented on the basis of a linear differential amplifier DA1 loaded by two resistors R1 and supplied by a common current source of value I1. Unit-gain buffer amplifiers are connected to the differential outputs of the amplifier; these buffer amplifiers supply the voltages VS and VSN. The reference cell, supplied by the same voltage Vcc as the sample-and-hold module, quite simply makes use of a series assembly of a resistor R2 and a current source of value I2, and a unit-gain buffer amplifier identical to those which define the outputs of the sample-and-hold module. The resistor R2 is equal to k times (k arbitrary, greater than 1 to limit consumption) the load resistor R1 of the output stages of the sample-and-hold module; the current source I2 is equal to 1/k times the current source I1 of the differential stage which constitutes the differential output stage of the sample-and-hold module.

This cell supplies a voltage Vref which is equal to the common mode voltage $(V_S + V_{SN})/2$ of the sample-and-hold module.

Figure 6 shows another variant embodiment of the converter, in which locking of the supply voltage VH of the resistor network is effected on the basis of a second resistor network, similar to the first. This second network is preferably made up of resistors of value K.r and is traversed by a current I_0/k in order to

consume less current. The voltage applied to the end of the second network (node A'_N of the second network) is the same voltage V_H as that which is applied to node A_N of the first network. It is applied by a buffer amplifier identical to that which applies the voltage V_H to the first network, from the output of the differential amplifier DA which controls locking. This differential amplifier, instead of receiving the midpoint $A_{N/2}$ of the first network, receives the midpoint $A_{N/2}$ of the second network. The voltages at all the nodes of the second network are identical to those at the corresponding nodes of the first network and consequently locking on the basis of node $A'_{N/2}$ is identical to locking on the basis of node $A_{N/2}$.

The advantage of this arrangement is that locking is not disrupted by variations in voltage levels which could appear at node $A_{N/2}$ by capacitive influence or the influence of the semiconductor substrate in the event of major changes in the voltage to be converted.

An analogue-to-digital converter with a resistor network has thus been described which avoids the negative influence of time constants due to issues of network capacitance and resistance such as was the case in the diagram of Figure 1. The resistor network in fact no longer receives the voltage to be converted but a fixed voltage (apart from the fluctuations in common mode level which are of only secondary importance).

The converter according to the invention does, however, remain a differential converter, which exhibits advantages in particular with regard to eliminating the

distortion due to the even harmonics of the voltages to be converted.

Finally, given that the parasitic capacitances of the resistor network are no longer of the first order, the resistor network may be produced from larger resistors in the integrated circuit, which makes it possible for them to be produced with greater precision. Typically, while it was previously necessary to produce resistors of the order of 1 to 2 micrometers in width in order to minimize their parasitic capacitances, resistors of the order of 200 to 600 micrometers in width may now be used.